Datasheet.kr   

HI-8282ACDI 데이터시트 PDF




Holt Integrated Circuits에서 제조한 전자 부품 HI-8282ACDI은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 HI-8282ACDI 자료 제공

부품번호 HI-8282ACDI 기능
기능 ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
제조업체 Holt Integrated Circuits
로고 Holt Integrated Circuits 로고


HI-8282ACDI 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 14 페이지수

미리보기를 사용할 수 없습니다

HI-8282ACDI 데이터시트, 핀배열, 회로
May 2001
HI-8282A
ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
GENERAL DESCRIPTION
The HI-8282A is a silicon gate CMOS device for interfacing
the ARINC 429 serial data bus to a 16-bit parallel data bus.
Two receivers and an independent transmitter are
provided. The receiver input circuitry and logic are
designed to meet the ARINC 429 specifications for loading,
level detection, timing, and protocol. The transmitter
section provides the ARINC 429 communication protocol.
Additional interface circuitry such as the Holt HI-8585,
HI-8586 or HI-3182 is required to translate the 5 volt logic
outputs to ARINC 429 drive levels.
The 16-bit parallel data bus exchanges the 32-bit ARINC
data word in two steps when either loading the transmitter
or interrogating the receivers. The data bus interfaces with
CMOS and TTL.
Timing of all the circuitry begins with the master clock input,
CLK. For ARINC 429 applications, the master clock
frequency is 1 MHz.
Each independent receiver monitors the data stream with a
sampling rate 10 times the data rate. The sampling rate is
software selectable at either 1MHz or 125KHz. The results
of a parity check are available as the 32nd ARINC bit. The
HI-8282A examines the null and data timings and will reject
erroneous patterns. For example, with a 125 KHz clock
selection, the data frequency must be between 10.4 KHz
and 15.6 KHz.
The transmitter has a First In, First Out (FIFO) memory to
store 8 ARINC words for transmission. The data rate of the
transmitter is software selectable by dividing the master
clock, CLK, by either 10 or 80. The master clock is used to
set the timing of the ARINC transmission within the required
resolution.
APPLICATIONS
! Avionics data communication
! Serial to parallel conversion
! Parallel to serial conversion
FEATURES
! ARINC specification 429 compatible
! 16-Bit parallel data bus
! Direct receiver interface to ARINC bus
! Timing control 10 times the data rate
! Selectable data clocks
! Receiver error rejection per ARINC
specification 429
! Automatic transmitter data timing
! Self test mode
! Parity functions
! Low power, single 5 volt supply
! Industrial & full military temperature ranges
PIN CONFIGURATION (Top View)
N/C - 1
D/R1 - 2
D/R2 - 3
SEL - 4
EN1 - 5
EN2 - 6
BD15 - 7
BD14 - 8
BD13 - 9
BD12 - 10
BD11 - 11
HI-8282APQI
&
HI-8282APQT
33 - N/C
32 - N/C
31 - CWSTRX
30 - ENTX
29 - 429DO
28 - 429DO
27 - TX/R
26 - PL2
25 - PL1
24 - BD00
23 - BD01
44-Pin Plastic Quad Flat Pack (PQFP)
(See page 10 for additional Package Pin Configurations)
(DS8282A Rev. New)
HOLT INTEGRATED CIRCUITS
1
05/01




HI-8282ACDI pdf, 반도체, 판매, 대치품
HI-8282A
FUNCTIONAL DESCRIPTION (con't)
RECEIVER LOGIC OPERATION
Figure 2 shows a block diagram of the logic section of each receiver.
BIT TIMING
The ARINC 429 specification contains the following timing
specification for the received data:
BIT RATE
PULSE RISE TIME
PULSE FALL TIME
PULSEWIDTH
HIGH SPEED LOW SPEED
100K BPS ± 1% 12K -14.5K BPS
1.5 ± 0.5 µsec 10 ± 5 µsec
1.5 ± 0.5 µsec 10 ± 5 µsec
5 µsec ± 5% 34.5 to 41.7 µsec
Again the HI-8282A accepts signals that meet these specifications
and rejects outside the tolerances. The way the logic operation
achieves this is described below:
1. Key to the performance of the timing checking logic is an ac-
curate 1MHz clock source. Less than 0.1% error is
recommmended.
2. The sampling shift registers are 10 bits long and must show
three consecutive Ones, Zeros or Nulls to be considered valid
data. Additionally, for data bits, the One or Zero in the upper bits
of the sampling shift registers must be followed by a Null in the
lower bits within the data bit time. For a Null in the word gap,
three consecutive Nulls must be found in both the upper and
lower bits of the sampling shift register. In this manner the mini-
mum pulse width is guaranteed.
SEL
EN
D/R
DECODER
CONTROL
BITS
MUX
CONTROL
/ LATCH
ENABLE
CONTROL
BITS 9 & 10
EOS
TO PINS
32 TO 16 DRIVER
32 BIT LATCH
32 BIT SHIFT REGISTER
3. Each data bit must follow its predecessor by not less than
8 samples and no more than 12 samples. In this manner the
bit rate is checked. With exactly 1MHz input clock frequency,
the acceptable data bit rates are as follows:
DATA BIT RATE MIN
DATA BIT RATE MAX
HIGH SPEED
83K BPS
125K BPS
LOW SPEED
10.4K BPS
15.6K BPS
4. The Word Gap timer samples the Null shift register every
10 input clocks (80 for low speed) after the last data bit of a
valid reception. If the Null is present, the Word Gap counter is
incremented. A count of 3 will enable the next reception.
RECEIVER PARITY
The receiver parity circuit counts Ones received, including the
parity bit, ARINC bit 32. If the result is odd, then "0" will appear in
the 32nd bit.
RETRIEVING DATA
Once 32 valid bits are recognized, the receiver logic generates an
End of Sequence (EOS). If the receiver decoder is enabled and
the 9th and 10th ARINC bits match the control word program bits
or if the receiver decoder is disabled, then EOS clocks the data
ready flag flip flop to a "1", D/R1 or D/R2 (or both) will go low. The
data flag for a receiver will remain low until after both ARINC
bytes from that receiver are retrieved. This is accomplished by
activating EN with SEL, the byte selector, low to retrieve the first
byte and activating EN with SEL high to retrieve the second byte.
ENI retrieves data from receiver 1 and EN2 retrieves data from
receiver 2.
If another ARINC word is received, and a new EOS occurs before
the two bytes are retrieved, the data is overwritten by the new
word.
CONTROL
BIT BD14
CLOCK
OPTION
DATA PARITY
CHECK
BIT CLOCK
32ND
BIT
BIT
COUNTER
AND
END OF
SEQUENCE
EOS
CLOCK
CLK
ONES
NULL
SHIFT REGISTER
SHIFT REGISTER
WORD GAP
WORD GAP
TIMER
START
SEQUENCE
CONTROL
BIT CLOCK
END
ZEROS
SHIFT REGISTER
ERROR
DETECTION
ERROR
CLOCK
FIGURE 2. RECEIVER BLOCK DIAGRAM
HOLT INTEGRATED CIRCUITS
4

4페이지










HI-8282ACDI 전자부품, 판매, 대치품
HI-8282A
DATA BUS
PL1
PL2
TX/R
PL2
TX/R
ENTX
429DO
or
429DO
BYTE 1 VALID
tDWSET
tDWHLD
tPL
tPL12
BYTE 2 VALID
tDWSET
tDWHLD
tPL12
tPL tTX/R
tPL2EN
tENDAT
ARINC BIT
DATA
BIT 1
DATA
BIT 2
tDTX/R
DATA
BIT 32
tENTX/R
429DI
D/R
EN
SEL
PL1
PL2
TX/R
ENTX
429DO
BIT 32
tD/R
tD/REN
tSELEN
DON'T CARE
tENPL
tEN
tEND/R
tENEN
tENSEL
tPLEN
tENPL
tEN
tSELEN
DON'T CARE
tENSEL
tPLEN
tTX/REN
tTX/R
tENDAT
BIT 1
tENTX/R
tDTX/R
BIT 32
HOLT INTEGRATED CIRCUITS
7
tNULL

7페이지


구       성 총 14 페이지수
다운로드[ HI-8282ACDI.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
HI-8282ACDI

ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER

Holt Integrated Circuits
Holt Integrated Circuits
HI-8282ACDM

ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER

Holt Integrated Circuits
Holt Integrated Circuits

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵