Datasheet.kr   

MT6582 PDF 데이터시트 ( Data , Function )

부품번호 MT6582 기능
기능 HSPA+ Smartphone Application Processor
제조업체 MediaTek
로고 MediaTek 로고 


이 페이지 하단에 미리보기 및 MT6582 다운로드 (pdf 파일) 링크가 있습니다.




전체 51 페이지

No Preview Available !

MT6582 데이터시트, 핀배열, 회로
MT6582
HSPA+ Smartphone
Application Processor
Technical Brief
Version:
Release date:
1.0
2013-06-14
© 2013 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
Specifications are subject to change without notice.
Free Datasheet http://www.nDatasheet.com
loginid=waterworld-rd@waterworld.com.cn,time=2013-08-10 09:29:21,ip=112.90.37.152,doctitle=MT6582WG_Technical_Brief_v1.1.docx,company=Hexing_WCX




MT6582 pdf, 반도체, 판매, 대치품
MT6582
HSPA+ Smartphone Application Processor
Technical Brief
Confidential A
Figure 2-4. Basic timing parameter for LPDDR2 write.......................................................................... 33
Figure 2-5. Basic timing parameter for LPDDR2 read .......................................................................... 33
Figure 2-6. Power on/off sequence with and without XTAL .................................................................. 35
Figure 2-7. Block diagram of BBRX-ADC ............................................................................................. 37
Figure 2-8. Block diagram of BBTX-DAC.............................................................................................. 39
Figure 2-9. Block diagram of APC-DAC................................................................................................ 40
Figure 2-10. Block diagram of VBIAS-DAC .......................................................................................... 41
Figure 2-11. Block diagram of AUXADC ............................................................................................... 42
Figure 2-12. Block diagram of PLL ....................................................................................................... 45
Figure 2-13. Outlines and dimensions of FCCSP 10.6mm*11.0mm, 475-ball, 0.4mm pitch package . 50
Figure 2-14. Top mark of MT6582......................................................................................................... 51
List of Tables
Table 2-1. LPDDR2 pin coordinate ....................................................................................................... 13
Table 2-2. LPDDR3 pin coordinate ....................................................................................................... 18
Table 2-3. Acronym for pin type ............................................................................................................ 22
Table 2-4. Detailed pin description ........................................................................................................ 22
Table 2-5. Absolute maximum ratings for power supply ....................................................................... 30
Table 2-6. Recommended operating conditions for power supply ........................................................ 31
Table 2-7. LPDDR2 AC timing parameter table of external memory interfaces.................................... 33
Table 2-8. Constant tied pins of MT6582 .............................................................................................. 35
Table 2-9. Baseband downlink specifications ....................................................................................... 37
Table 2-10. Baseband uplink transmitter specifications ........................................................................ 39
Table 2-11. APC-DAC specifications ..................................................................................................... 40
Table 2-12. VBIAS-DAC specifications ................................................................................................. 41
Table 2-13. Definitions of AUXADC channels ....................................................................................... 42
Table 2-14. AUXADC specifications ...................................................................................................... 43
Table 2-15. Clock squarer specifications .............................................................................................. 43
Table 2-16. ARMPLL specifications....................................................................................................... 45
Table 2-17. MAINPLL specifications ..................................................................................................... 46
Table 2-18. MMPLL specifications ........................................................................................................ 46
Table 2-19. UNIVPLL specifications...................................................................................................... 46
Table 2-20. MSDCPLL specifications.................................................................................................... 47
Table 2-21. MDPLL1 specifications....................................................................................................... 47
Table 2-22. WPLL specifications ........................................................................................................... 47
Table 2-23. WHPLL specifications ........................................................................................................ 48
Table 2-24. MCUPLL specifications ...................................................................................................... 48
Table 2-25. VENCPLL specifications .................................................................................................... 48
Table 2-26. Temperature sensor specifications..................................................................................... 49
Table 2-27. Thermal operating specifications ....................................................................................... 50
MediaTek Confidential
© 2013 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
Page 4 of 51
Free Datasheet http://www.nDatasheet.com
loginid=waterworld-rd@waterworld.com.cn,time=2013-08-10 09:29:21,ip=112.90.37.152,doctitle=MT6582WG_Technical_Brief_v1.1.docx,company=Hexing_WCX

4페이지










MT6582 전자부품, 판매, 대치품
MT6582
HSPA+ Smartphone Application Processor
Technical Brief
Confidential A
Processor DVFS+SRAM voltage :
1.05V~1.26V (Typ. 1.15V ; sleep mode
0.85V)
I/O voltage: 1.8V/2.8V/3.3V
Memory: 1.2V
NAND: 1.8V/2.8V
LCM interface: 1.8V
Clock source: 26-MHz, 32.768-kHz
Package
Type: FCCSP
10.6mm x 11mm
Height: 1.0mm maximum
Ball count: 475 balls
Ball pitch: 0.4mm
1.2 MODEM Features
3G UMTS FDD supported features (with
MT6166)
3G modem supports most main features
in 3GPP Release 7 and Release 8
CPC (DTX in CELL_DCH, UL DRX DL
DRX), HS-SCCH-less, HS-DSCH
Dual cell operation
MAC-ehs
Two DRX (receiver diversity) schemes
in URA_PCH and CELL_PCH
Uplink Cat. 6, throughput up to 5.7Mbps
Downlink Cat. 14, throughput up to
21Mbps
Fast dormancy
ETWS
Network selection enhancements
Programmable radio Rx filter with
adaptive gain control
Dedicated Rx filter for FB acquisition
Baseband Parallel Interface (BPI) with
programmable driving strength (shared
by 2G & 3G modem)
Supports multi-band
GSM modem and voice CODEC
Dial tone generation
Noise reduction
Echo suppression
Advanced sidetone oscillation reduction
Digital sidetone generator with
programmable gain
Two programmable acoustic
compensation filters
GSM quad vocoders for adaptive
multirate (AMR), enhanced full rate
(EFR), full rate (FR) and half rate (HR)
GSM channel coding, equalization and
A5/1, A5/2 and A5/3 ciphering
GPRS GEA1, GEA2 and GEA3
ciphering
Programmable GSM/GPRS/EDGE
modem
Packet switched data with
CS1/CS2/CS3/CS4 coding schemes
GSM circuit switch data
GPRS/EDGE Class 12
Supports SAIC (single antenna
interference cancellation) technology
Supports VAMOS (Voice services over
Adaptive Multi-user channels on One
Slot) technology in R9 spec
Radio interface and baseband front-end
High dynamic range delta-sigma ADC
converts the downlink analog I and Q
signals to digital baseband
10-bit D/A converter for Automatic
Power Control (APC)
1.3 Multimedia Features
Display
Supports portrait panel resolution up to
HD (1280x720)
MIPI DSI interface (4 data lanes)
MediaTek Confidential
© 2013 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
Page 7 of 51
Free Datasheet http://www.nDatasheet.com
loginid=waterworld-rd@waterworld.com.cn,time=2013-08-10 09:29:21,ip=112.90.37.152,doctitle=MT6582WG_Technical_Brief_v1.1.docx,company=Hexing_WCX

7페이지


구       성총 51 페이지
다운로드[ MT6582.PDF 데이터시트 ]


 
구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

전력 반도체 판매 ( IGBT, TR 모듈, SCR, 다이오드 모듈 )

상호 : 아이지 인터내셔날

사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ]


 

관련 데이터시트

부품번호상세설명 및 기능제조사
MT6582

HSPA+ Smartphone Application Processor

MediaTek
MediaTek
MT6589

HSPA+ Smartphone Application Processor

MediaTek
MediaTek

DataSheet.kr    |   2020   |  연락처   |  링크모음   |   검색  |   사이트맵