|
|
|
부품번호 | H5TQ1G83DFR-xxC 기능 |
|
|
기능 | 1Gb DDR3 SDRAM | ||
제조업체 | Hynix | ||
로고 | |||
1Gb DDR3 SDRAM
1Gb DDR3 SDRAM
Lead-Free&Halogen-Free
(RoHS Compliant)
H5TQ1G83DFR-xxC
H5TQ1G83DFR-xxI
H5TQ1G83DFR-xxL
H5TQ1G83DFR-xxJ
H5TQ1G63DFR-xxC
H5TQ1G63DFR-xxI
H5TQ1G63DFR-xxL
H5TQ1G63DFR-xxJ
*Hynix Semiconductor reserves the right to change products or specifications without notice
Rev. 1.7 /Sep. 2011
1
Free Datasheet http://www.Datasheet4U.com
ORDERING INFORMATION
Part No.
H5TQ1G83DFR-*xxC
H5TQ1G83DFR-*xxI
H5TQ1G83DFR-*xxL
H5TQ1G83DFR-*xxJ
H5TQ1G63DFR-*xxC
H5TQ1G63DFR-*xxI
H5TQ1G63DFR-*xxL
H5TQ1G63DFR-*xxJ
Configuration
128M x 8
64M x 16
Power Consumption
Normal Consumption
Low Power Consumption
(IDD6 Only)
Normal Consumption
Low Power Consumption
(IDD6 Only)
Temperature
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
* xx means Speed Bin Grade
Package
78ball FBGA
96ball FBGA
OPERATING FREQUENCY
Speed
Frequency [MHz]
Grade
(Marking) CL5 CL6 CL7 CL8 CL9 CL10 CL11 CL12 CL13 CL14
Remark
(CL-tRCD-tRP)
-G7 O O O O
DDR3-1066 7-7-7
-H9
OOO O O
O
DDR3-1333 9-9-9
-PB
OOO O O
O
O
DDR3-1600 11-11-11
-RD
OO O O
O
O
O DDR3-1866 13-13-13
-TE
OOO O O
O
O
O
O
O DDR3-2133 14-14-14
Rev. 1.7 /Sep. 2011
4
Free Datasheet http://www.Datasheet4U.com
4페이지 Pin Functional Description
Symbol
CK, CK
CKE, (CKE0),
(CKE1)
CS, (CS0),
(CS1), (CS2),
(CS3)
ODT, (ODT0),
(ODT1)
RAS.
CAS. WE
DM, (DMU),
(DML)
BA0 - BA2
A0 - A15
A10 / AP
A12 / BC
Type
Input
Input
Input
Input
Input
Function
Clock: CK and CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of CK.
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and
device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down
and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any
bank).
CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable
during the power on and initialization sequence, they must be maintained during all
operations (including Self-Refresh). CKE must be maintained high throughout read and
write accesses. Input buffers, excluding CK, CK, ODT and CKE, are disabled during power-
down. Input buffers, excluding CKE, are disabled during Self-Refresh.
Chip Select: All commands are masked when CS is registered HIGH.
CS provides for external Rank selection on systems with multiple Ranks.
CS is considered part of the command code.
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the
DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS,
NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8
configurations. For x16 configuration, ODT is applied to each DQ, DQSU, DQSU, DQSL,
DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable
ODT.
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
Input
Input
Input
Input
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when
DM is sampled HIGH coincident with that input data during a Write access. DM is sampled
on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by
Mode Register A11 setting in MR1.
Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge
command is being applied. Bank address also determines if the mode register or extended
mode register is to be accessed during a MRS cycle.
Address Inputs: Provide the row address for Active commands and the column address for
Read/Write commands to select one location out of the memory array in the respective
bank. (A10/AP and A12/BC have additional functions, see below).
The address inputs also provide the op-code during Mode Register Set commands.
Auto-precharge: A10 is sampled during Read/Write commands to determine whether
Autoprecharge should be performed to the accessed bank after the Read/Write operation.
(HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank
addresses.
Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst
chop (on-the-fly) will be performed.
(HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
Rev. 1.7 /Sep. 2011
7
Free Datasheet http://www.Datasheet4U.com
7페이지 | |||
구 성 | 총 30 페이지수 | ||
다운로드 | [ H5TQ1G83DFR-xxC.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
H5TQ1G83DFR-xxC | 1Gb DDR3 SDRAM | Hynix |
H5TQ1G83DFR-xxI | 1Gb DDR3 SDRAM | Hynix |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |