|
|
PDF ISL6366 Data sheet ( Hoja de datos )
| Número de pieza | ISL6366 | |
| Descripción | Dual 6-Phase + 1-Phase PWM Controller | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ISL6366 (archivo pdf) en la parte inferior de esta página. Total 44 Páginas | ||
|
No Preview Available !
Dual 6-Phase + 1-Phase PWM Controller for VR12/IMVP7
Applications
ISL6366
The ISL6366 is a dual PWM controller; its 6-phase PWMs control
the microprocessor core or memory voltage regulator, while its
single-phase PWM controls the peripheral voltage regulator for
graphics, system agent, or processor I/O.
The ISL6366 utilizes Intersil’s proprietary Enhanced Active Pulse
Positioning (EAPP) modulation scheme to achieve the extremely
fast transient response with fewer output capacitors.
The ISL6366 is designed to be compliant to Intel VR12/IMVP7
specifications. It accurately monitors the load current via the
IMON pin and reports this information via the IOUT register to
the microprocessor, which sends a PSI# signal to the controller
at low power mode via SVID bus. The controller enters 1- or
2-phase operation in low power mode (PSI1); in the ultra low
power mode (PSI2,3), it can further drop the number of phases
and enable the diode emulation ofthe operational phase.In low
power modes, the magnetic core and switching losses are
significantly reduced, yielding high efficiency at light load. After
the PSI# signal is de-asserted, the dropped phase(s) are added
back to sustain heavy load transient response and efficiency.
Today’s microprocessors require a tightly regulated output voltage
position versus load current (droop). The ISL6366 senses the
output current continuously by measuring thevoltage acrossthe
dedicated current sense resistor or the DCRof the output
inductor. The sensed current flows outof the FB pinto develop the
precision voltage drop across the feedback resistor for droop
control. Currentsensing circuitsalso provide the needed signals
for channel-currentbalancing, average overcurrent protection and
individual phase current limiting. TheTM and TMS pins are to
sense anNTC thermistor’s temperature, which is internally
digitizedfor thermal monitoring and for integrated thermal
compensation of the current sense elements of therespective
regulator.
The ISL6366 features remote voltage sensing and completely
eliminates any potential difference between remote and local
grounds. This improves regulation and protection accuracy. The
threshold-sensitive enable input is available to accurately
coordinate the start-up of the ISL6366 with other voltage rails.
Features
• Intel VR12/IMVP7 Compliant
- SerialVID with Programmable IMAX, TMAX, BOOT,
ADDRESS OFFSET Registers
• Intersil’s Proprietary Enhanced Active Pulse Positioning
(EAPP) Modulation Scheme, Patented
- Voltage Feed-forward and Ramp Adjustable Options
- High Frequency and PSI Compensation Options
- Variable Frequency Control During Load Transients to
Reduce Beat Frequency Oscillation
- Linear Control with Evenly Distributed PWM Pulses for
Better Phase Current Balance During Load Transients
•D ual Outputs
- Output 1 (VR0): 1 to 6-Phase, Coupled Inductor
Compatibility, for Core or Memory
- Output 2 (VR1): Single Phase for Graphics, System Agent,
or Processor I/O
- Differential Remote Voltage Sensing
- ±0.5% Closed-loop System Accuracy Over Load, Line and
Temperature
- Phase Doubler Compatibility (NOT Phase Dropping)
• Proprietary Active Phase Adding and Dropping with Diode
Emulation Scheme For Enhanced Light Load Efficiency
• Programmable Slew Rate of Fast Dynamic VID with
Dynamic VID Compensation (DVC) for VR0
• Dynamic VID Compensation (DVS) for VR1 at No Droop
• Droop and Diode Emulation Options
• Programmable 1 or 2-Phase Operation in PSI1/2/3 Mode
• Programmable Standard or Coupled-Inductor Operation
• Precision Resistor or DCR Differential Current Sensing
- Integrated Programmable Current Sense Resistors
- Integrated Thermal Compensation
- Accurate Load-Line (Droop) Programming
- Accurate Channel-Current Balancing
- Accurate Current Monitoring
• Average Overcurrent Protection and Channel Current Limit
With Internal Current Comparators
• Precision Overcurrent Protection on IMON & IMONS Pins
• Independent Oscillators, up to 1MHz Per Phase, for Cost,
Efficiency, and Performance Optimization
• Dual Thermal Monitoring and Thermal Compensation
• Start-up Into Pre-Charged Load
• Pb-Free (RoHS Compliant)
Janu ar y 3, 20 11
FN6964.0
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 |Copyright Intersil Americas Inc. 2011. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
http://www.Datasheet4U.com
1 page  
ISL6366
Typical Application: 6-Phase Standard-Inductor VR and 1-Phase VR
+5V
VTT
SVDATA
SVALERT#
SVCLK
VR_RDY
VR_RDYS
VR_HOT#
VINF
DVC FB
PSICOMP
HFCOMP
COMP VCC PWM1
ISEN1-
ISEN1+
VSEN
RGND
EN_VTT
PWM2
ISEN2-
ISEN2+
ISL6366
+5V
VCC
PWM
BOOT
ISL6627
DRIVER
UGATE
PHASE
GND
LGATE
+5V
VCC
PWM
BOOT
ISL6627
DRIVER
UGATE
PHASE
GND
LGATE
PWM3-5
ISEN3-5-
ISEN2-5+
CFP
VINF
+5V
+5V
+5V
+5V
+5V
EN_PWR
RAMP_ADJ
IMON
IMONS
FS_DRP
FSS_DRPS
+5V BOOT
VCC
ISL6596
DRIVER
PWM6
PWM
ISEN6-
ISEN6+
ISENIN-
USED WITH ISL6366A/67
RISENIN1
RISENIN2
ISENIN+
UGATE
PHASE
GND
LGATE
VIN
RSENIN
BTS_DES_TCOMPS
BT_FDVID_TCOMP
ADDR_IMAXS_TMAX
NPSI_DE_IMAX
GND
PWMS
ISENS-
+5V
VCC
PWM
BOOT
ISL6627
DRIVER
UGATE
PHASE
GND
LGATE
ISENS+
+5V TMS
NTC
NTC
TM
SICI
RGNDS
VSENS
HFCOMPS/DVCS
RSET COMPS FBS
VINF
VINF
VINF
VINF
CPU
LOAD
GPU
LOAD
NTC: BETA = 3477
5
FN6964.0
January 3, 2011
5 Page 
ISL6366
Functional Pin Descriptions
Note: VR0 is the multi-phase voltage regulator. VR1 is the
single-phase voltage regulator. Refer to Table 13 on page 35 and
Table 14 on page 39 for Design and Layout Consideration.
VCC - Supplies the power necessary to operate the chip. The
controller starts to operate when the voltage on this pin exceeds
the rising POR threshold and shuts down when the voltage on
this pin drops below the falling POR threshold. Connect this pin
directly to a +5V supply with a high quality ceramic capacitor.
GND - The bottom metal base of ISL6366 is the GND. Bias and
reference ground for the IC. It is also the return for all PWM
output drivers.
EN_PWR - This pin is a threshold-sensitive enable input.
Connecting the power train input supply to this through an
appropriate resistor divider provides a means to synchronize the
power sequencing of the controller and the MOSFET driver ICs.
When EN_PWR is driven above 0.85V, the ISL6366 is actively
depending on status of the EN_VTT, the internal POR, and
pending fault states. Driving EN_PWR below 0.75V will clear all
fault states and prepare the ISL6366 to soft-start when re-
enabled.
EN_VTT - This pin is a threshold-sensitive enable input. It’s
typically connected to the output of the VTT voltage regulator in
the computer mother board. When this pin is driven above 0.85V,
the ISL6366 is actively depending on status of the EN_PWR, the
internal POR, and pending fault states. Driving this below 0.75V
will clear all fault states and prepare the ISL6366 to soft-start
when re-enabled.
VSEN - This pin monitors the regulator VR0 output for over-
voltage protection. Connect this pin to the positive rail remote
sensing point of the microprocessor or load. This pin tracks with
the FB pin. If a resistive divider is placed on the FB pin, a resistive
divider with the same ratio should be on the VSEN pin. Tie it to
GND if not used.
RGND - This pin compensates the offset between the remote
ground of the VR0 load and the local ground of this device.
Connect this pin to the negative rail remote sensing point of the
microprocessor or load. Tie it to GND if not used.
COMP and FB - COMP and FB are the output and inverting input
of the precision error amplifier, respectively. A type III loop
compensation network should be connected to these pins, while
the FB’s R-C network should connect to the positive rail remote
sensing point of the microprocessor or load. Combined with
RGND, the potential difference between remote and local rails is
completely compensated and it improves regulation accuracy. A
properly chosen resistor between FB and remote sensing point
can set the load line (droop, if enabled), because the sensed
current will flow out of FB pin. The droop scale factor is set by the
ratio of the effective ISEN resistors (set by RSET) and the inductor
DCR or the dedicated current sense resistor. COMP is tied back to
FB through an external R-C network to compensate the regulator.
An RC from the FB pin to ground will be needed if the output is
lagging from the DAC, typically for applications with too many
output capacitors and droop enabled.
VR_RDY - VR_RDY indicates that soft-start has completed and
this VR0 output remains in normal operation. It is an open-drain
logic output. When OCP or OVP occurs in VR0, VR_RDY will be
pulled to low.
TM - TM is an input pin for the VR0 temperature measurement.
Connect this pin through an NTC thermistor to GND and a resistor
to VCC of the controller. The voltage at this pin is inversely
proportional to the VR temperature. The device monitors the VR
temperature based on the voltage at the TM pin. Combining with
“TCOMP” setting, VR0’s sensed current is thermally compensated.
The VR_HOT# asserts low if the sensed temperature at this pin is
higher than the maximum desired temperature, “TMAX”. The NTC
should be placed close to the current sensing element, the output
inductor or dedicated sense resistor on Phase 1 of VR0. A
decoupling capacitor (0.1µF) is typically needed to be in close
proximity to the controller. If not used, connect this pin to TMS or
1MΩ/2MΩ resistor divider, but DON’T tie it to VCC or GND.
VR_HOT# - VR_HOT# is used as an indication of high VR
temperature. It is an open-drain logic output. It will be open if the
measured VR temperature is less than a certain level, and pulled
low when the measured VR temperature reaches a certain level.
PWM[6:1] - Pulse width modulation outputs of VR0. Connect
these pins to the PWM input pins of the Intersil driver IC. The
number of active channels is determined by the state of
PWM[6:2]. Tie PWM(N+1) to VCC to configure for N-phase
operation. PWM firing order is sequential from 1 to N with N
being the number of active phases. If PWM1 is tied high, the
respective address is released for use, i.e, the VR0 is disabled
and does not respond to the SVID commands. IMON, VSEN, FB,
ISEN[6:1]-, and RGND must be grounded to remove OCP and OVP
faults of VR0, while TM can be tied to TMS, or 1/2 ratio resistor
divider. In addition, must connect FS_DRP to 1MΩ from GND or
VCC. See Table 1 on page 15 and Table 13 on page 35 for details.
PWMS - Pulse width modulation output of VR1. Connect this pin
to the PWM input pin of the Intersil driver IC. Tie this pin to VCC to
disable this PWM channel, while the respective address is
released for use, i.e., the VR1 is disabled and does not respond to
the SVID commands. IMONS, VSENS, FBS, ISENS-, and RGNDS
must be grounded to remove OCP and OVP faults of VR1, while
TMS can be tied to TM, or 1/2 ratio resistor divider. In addition,
must connect FSS_DRPS to 1MΩ from GND or VCC for proper
SVID address. See Table 13 on page 35 for details.
ISEN[6:1]+, ISEN[6:1] - The ISEN+ and ISEN- pins are current
sense inputs to individual differential amplifiers of VR0. The
sensed current is used for channel current balancing, overcurrent
protection, and droop regulation. Inactive channels should have
their respective current sense inputs, ISEN[6:#]- grounded, and
ISEN[6:#]+ open. For example, ground ISEN[6:5]- and open
ISEN[6:5]+ for 4-phase operation. DON’T ground ISEN[6:1]+. For
DCR sensing, connect each ISEN- pin to the node between the RC
sense elements. Tie the ISEN+ pin to the other end of the sense
capacitor (typically output rail). The voltage across the sense
capacitor is proportional to the inductor current. Therefore, the
sensed current is proportional to the inductor current and scaled
by the DCR of the inductor and RSET. When VR0 is disabled, have
ISEN[6:1]- grounded and ISEN[6:1]+ open.
RSET - A resistor connected from this pin to ground sets the
current gain of the current sensing amplifier for VR0. The RSET
resistor value can be from 3.84kΩ to 115.2kΩ and is 64x of the
required RISEN resistor value. Therefore, the current sense gain
11 FN6964.0
January 3, 2011
11 Page | ||
| Páginas | Total 44 Páginas | |
| PDF Descargar | [ Datasheet ISL6366.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ISL6363 | Multiphase PWM Regulator | Intersil Corporation |
| ISL6364 | Dual 4-Phase + 1-Phase PWM Controller | Intersil Corporation |
| ISL6366 | Dual 6-Phase + 1-Phase PWM Controller | Intersil Corporation |
| ISL6367H | Green Hybrid Digital Dual 6-Phase 1-Phase PWM Controller | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |