Datasheet.kr   

PALCE22V10Q-15 데이터시트 PDF




AMD에서 제조한 전자 부품 PALCE22V10Q-15은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 PALCE22V10Q-15 자료 제공

부품번호 PALCE22V10Q-15 기능
기능 24-Pin EE CMOS Versatile PAL Device
제조업체 AMD
로고 AMD 로고


PALCE22V10Q-15 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 27 페이지수

미리보기를 사용할 수 없습니다

PALCE22V10Q-15 데이터시트, 핀배열, 회로
FINAL
COM’L: H-5/7/10/15/25, Q-10/15/25
IND: H-10/15/20/25
PALCE22V10 Family
24-Pin EE CMOS Versatile PAL Device
DISTINCTIVE CHARACTERISTICS
s As fast as 5-ns propagation delay and
142.8 MHz fMAX (external)
s Low-power EE CMOS
s 10 macrocells programmable as registered or
combinatorial, and active high or active low to
match application needs
s Varied product term distribution allows up to
16 product terms per output for complex
functions
s Peripheral Component Interconnect (PCI)
compliant (-5/-7/-10)
GENERAL DESCRIPTION
The PALCE22V10 provides user-programmable logic
for replacing conventional SSI/MSI gates and flip-flops
at a reduced chip count.
The PAL device implements the familiar Boolean logic
transfer function, the sum of products. The PAL device
is a programmable AND array driving a fixed OR array.
The AND array is programmed to create custom product
terms, while the OR array sums selected terms at the
outputs.
The product terms are connected to the fixed OR array
with a varied distribution from 8 to16 across the outputs
(see Block Diagram). The OR sum of the products feeds
the output macrocell. Each macrocell can be pro-
grammed as registered or combinatorial, and active
BLOCK DIAGRAM
CLK/I0
1
s Global asynchronous reset and synchronous
preset for initialization
s Power-up reset for initialization and register
preload for testability
s Extensive third-party software and programmer
support through FusionPLD partners
s 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flat-
pack and 28-pin PLCC and LCC packages save
space
s 5-ns and 7.5-ns versions utilize split lead-
frames for improved performance
high or active low. The output configuration is
determined by two bits controlling two multiplexers in
each macrocell.
AMD’s FusionPLD program allows PALCE22V10 de-
signs to be implemented using a wide variety of popular
industry-standard design tools. By working closely with
the FusionPLD partners, AMD certifies that the tools
provide accurate, quality support. By ensuring that third-
party tools are available, costs are lowered because a
designer does not have to buy a complete set of new
tools for each device. The FusionPLD program also
greatly reduces design time since a designer can use a
tool that is already installed and familiar.
I1 - I11
11
8 10
Programmable
AND Array
(44 x 132)
12 14 16 16 14 12 10
8
RESET
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
PRESET
I/O0 I/O1 I/O2 I/O3 I/O4 I/O5
Publication# 16564 Rev. D Amendment /0
Issue Date: February 1996
I/O6 I/O7 I/O8
I/O9 16564D-1
2-217




PALCE22V10Q-15 pdf, 반도체, 판매, 대치품
AMD
FUNCTIONAL DESCRIPTION
The PALCE22V10 allows the systems engineer to im-
plement the design on-chip, by programming EE cells to
configure AND and OR gates within the device, accord-
ing to the desired logic function. Complex interconnec-
tions between gates, which previously required time-
consuming layout, are lifted from the PC board and
placed on silicon, where they can be easily modified dur-
ing prototyping or production.
Product terms with all connections opened assume the
logical HIGH state; product terms connected to both true
and complement of any single input assume the logical
LOW state.
The PALCE22V10 has 12 inputs and 10 I/O macrocells.
The macrocell (Figure 1) allows one of four potential out-
put configurations; registered output or combinatorial
I/O, active high or active low (see Figure 1). The con-
figuration choice is made according to the user’s design
specification and corresponding programming of the
configuration bits S0 – S1. Multiplexer controls are
connected to ground (0) through a programmable bit,
selecting the “0” path through the multiplexer. Erasing
the bit disconnects the control line from GND and it is
driven to a high level, selecting the “1” path.
The device is produced with a EE cell link at each input
to the AND gate array, and connections may be selec-
tively removed by applying appropriate voltages to the
circuit. Utilizing an easily-implemented programming al-
gorithm, these products can be rapidly programmed to
any customized pattern.
Variable Input/Output Pin Ratio
The PALCE22V10 has twelve dedicated input lines, and
each macrocell output can be an I/O pin. Buffers for de-
vice inputs have complementary outputs to provide
user-programmable input signal polarity. Unused input
pins should be tied to VCC or GND.
AR
DQ
CLK Q
SP
0
1
10
11
00
01
I/On
S1
S0
S1 S0
Output Configuration
0 0 Registered/Active Low
0 1 Registered/Active High
1 0 Combinatorial/Active Low
1 1 Combinatorial/Active High
0 = Programmed EE bit
1 = Erased (charged) EE bit
Figure 1. Output Logic Macrocell Diagram
16564D-4
2-220
PALCE22V10 Family

4페이지










PALCE22V10Q-15 전자부품, 판매, 대치품
LOGIC DIAGRAM
SKINNYDIP/SOIC/FLATPACK (PLCC/LCC) Pinouts
CLK/I0 1
(2)
0 3 4 7 8 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43
0
1
9
10
20
I1 2
(3)
21
I2 3
(4)
33
34
I3 4
(5)
48
49
I4 5
(6)
65
66
I5 6
(7)
82
83
I6 7
(9)
97
98
I7 8
(10)
110
111
121
I8 9
(11)
122
130
I9
10
(12)
I 10 11
(13)
GND 12
(14)
131
0 3 4 7 8 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43
PALCE22V10 Family
AR
SP
AMD
D
AR
Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
10
11
00
01
0
1
D AR Q
Q
SP
0
1
10
11
00
01
24
(28) VCC
23 I/O9
(27)
22 I/O8
(26)
21 I/O 7
(25)
20 I/O 6
(24)
19 I/O5
(23)
18 I/O 4
(21)
17 I/O3
(20)
16 I/O2
(19)
15 I/O 1
(18)
14 I/O 0
(17)
13 I11
(16)
16564D-6
2-223

7페이지


구       성 총 27 페이지수
다운로드[ PALCE22V10Q-15.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
PALCE22V10Q-10

24-Pin EE CMOS Versatile PAL Device

AMD
AMD
PALCE22V10Q-15

24-Pin EE CMOS Versatile PAL Device

AMD
AMD

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵