Datasheet.kr   

AR0130 PDF 데이터시트 : 부품 기능 및 핀배열

부품번호 AR0130
기능 1/3-Inch CMOS Digital Image Sensor
제조업체 Aptina Imaging Corporation
로고 Aptina Imaging Corporation 로고 


전체 49 페이지

		

No Preview Available !

AR0130 데이터시트, 핀배열, 회로
Aptina Confidential and Proprietary
Preliminary
AR0130: 1/3-Inch CMOS Digital Image Sensor
Features
1/3-Inch CMOS Digital Image Sensor
AR0130 Data Sheet
For the latest data sheet, refer to Aptina’s Web site: www.aptina.com
Features
• Superior low-light performance both in VGA mode
and HD mode
• Excellent Near IR performance
• HD video (720p60)
• On-chip AE and statistics engine
• Auto black level calibration
• Context switching
• Progressive Scan
• Supports 2x2 binning
• Internal master clock generated by on-chip phase
locked loop (PLL) oscillator.
• Parallel and HiSPi output
Applications
• Gaming systems
• Video surveillance
• 720p60 video applications
General Description
Aptina's AR0130 is a 1/3-inch CMOS digital image sen-
sor with an active-pixel array of 1280H x 960V. It cap-
tures images with a rolling-shutter readout. It includes
sophisticated camera functions such as auto exposure
control, windowing, and both video and single frame
modes. It is programmable through a simple two-wire
serial interface. The AR0130 produces extraordinarily
clear, sharp digital pictures, and its ability to capture
both continuous video and single frames makes it the
perfect choice for a wide range of applications, includ-
ing gaming systems, surveillance, and HD video.
Table 1:
Key Parameters
Parameter
Optical format
Active pixels
Pixel size
Color filter array
Shutter type
Typical Value
1/3-inch (6 mm)
1280 x 960 = 1.2 Mp
3.75μm
Monochrome, RGB Bayer
Electronic rolling shutter
Table 1:
Key Parameters (continued)
Parameter
Typical Value
Input clock range
6 – 50 MHz
Output clock maximum
74.25 MHz
Output Serial
HiSPi 12-bit
Parallel
12-bit
Max.
Frame
rates
1.2MP (full FOV)
720pHD (reduced FOV)
VGA (full FOV)
45 fps
60 fps
45 fps
VGA (reduced FOV)
60 fps
800x800 (reduced FOV) 60 fps
Responsivity at 550 nm
5.5 V/lux-sec
SNRMAX
Dynamic range
44 dB
83.5 dB
Supply I/O
voltage Digital
1.8 or 2.8V
1.8 V
Analog
2.8 V
HiSPi
0.4V or 1.8V
Power consumption
270mW (1280x720 60fps
Parallel output)
Operating temperature (junction) -TJ –30°C to + 70° C
Package option
Bare die, iLCC
Ordering Information
Table 2:
Available Part Numbers
Part Number
AR0130CSSM00SUD20-E
AR0130CSSC00SUD20-E
AR0130CSSM00SPCA0-E
AR0130CSSC00SPCA0-E
AR0130CSSM00SPCAH-E
AR0130CSSC00SPCAH-E
AR0130CSSM00SPCAD-E
AR0130CSSC00SPCAD-E
Description
Monochrome die
RGB Bayer die
Monochrome 48-Pin iLCC
Color 48-Pin iLCC
Monochrome headboard
RGB Bayer headboard
Monochrome demo kit
RGB Bayer demo kit
PDF: 1596224327 / Source: 6660323313
AR0130_DS - Rev B Pub. 9/11 EN
1 Aptina reserves the right to change products or specifications without notice.
©2011 Aptina Imaging Corporation All rights reserved.
‡Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Aptina without
notice. Products are only warranted by Aptina to meet Aptina’s production data sheet specifications.




AR0130 pdf, 반도체, 판매, 대치품
Aptina Confidential and Proprietary
Preliminary
AR0130: 1/3-Inch CMOS Digital Image Sensor
List of Figures
List of Figures
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
Figure 13:
Figure 14:
Figure 15:
Figure 16:
Figure 17:
Figure 18:
Figure 19:
Figure 20:
Figure 21:
Figure 22:
Figure 23:
Figure 24:
Figure 25:
Figure 26:
Figure 27:
Figure 28:
Figure 29:
Figure 30:
Figure 31:
Figure 32:
Figure 33:
Figure 34:
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
Typical Configuration: Serial Four-Lane HiSPi Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Typical Configuration: Parallel Pixel Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
48-Pin iLCC Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Pixel Array Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Pixel Color Pattern Detail (Top Right Corner) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Imaging a Scene . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Spatial Illustration of Image Readout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Default Pixel Output Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
LV Format Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
HiSPi Transmitter and Receiver Interface Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Line Timing and FRAME_VALID/LINE_VALID Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
PLL-Generated Master Clock PLL Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
Six Pixels in Normal and Column Mirror Readout Modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
Six Rows in Normal and Row Mirror Readout Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
Frame Format with Embedded Data Lines Enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
Format of Embedded Statistics Output within a Frame. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
Single READ from Random Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Single READ from Current Location. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Sequential READ, Start from Random Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Sequential READ, Start from Current Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Single WRITE to Random Location. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Sequential WRITE, Start at Random Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Estimated Quantum Efficiency – Monochrome Sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Estimated Quantum Efficiency – Color Sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36
48 iLCC Package Outline Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
Two-Wire Serial Bus Timing Parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38
I/O Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Differential Output Voltage for Clock or Data Pairs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44
Eye Diagram for Clock and Data Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Skew Within the PHY and Output Channels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45
Power Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
Power Down. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48
PDF: 1596224327 / Source: 6660323313
AR0130_DS - Rev B Pub. 9/11 EN
4 Aptina reserves the right to change products or specifications without notice.
©2011 Aptina Imaging Corporation. All rights reserved.

4페이지










AR0130 전자부품, 판매, 대치품
Aptina Confidential and Proprietary
Preliminary
AR0130: 1/3-Inch CMOS Digital Image Sensor
Functional Overview
Figure 2:
provides further data path corrections and applies digital gain). The pixel data are
output at a rate of up to 74.25 Mp/s, in parallel to frame and line synchronization
signals.
Typical Configuration: Serial Four-Lane HiSPi Interface
Digital Digital
I/O Core
power1 power1
HiSPi
PLL Analog Analog
power1 power1 power1 power1
Master clock
(6–50 MHz)
From
controller
VDD_IO VDD
EXTCLK
SADDR
SDATA
SCLK
TRIGGER
OE_BAR
STANDBY
RESET_BAR
Reserved
VDD_PLL VAA VAA_PIX
SLVS0_P
SLVS0_N
SLVS1_P
SLVS1_N
SLVS2_P
SLVS2_N
SLVS3_P
SLVS3_N
SLVSC_P
SLVSC_N
DGND
AGND
To
controller
VDD_IO
VDD VDD_SLVS VDD_PLL
VAA VAA_PIX
Digital
ground
Analog
ground
Notes:
1. All power supplies must be adequately decoupled.
2. Aptina recommends a resistor value of 1.5kΩ, but a greater value may be used for slower two-wire
speed.
3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
4. The parallel interface output pads can be left unconnected if the serial output interface is used.
5. Aptina recommends that 0.1μF and 10μF decoupling capacitors for each power supply are
mounted as close as possible to the pad. Actual values and results may vary depending on layout
and design considerations. Check the AR0130 demo headboard schematics for circuit recommen-
dations.
6. Aptina recommends that analog power planes are placed in a manner such that coupling with the
digital power planes is minimized.
7. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.
8. HiSPi interface is available only on Bare Die package option.
PDF: 1596224327 / Source: 6660323313
AR0130_DS - Rev B Pub. 9/11 EN
7 Aptina reserves the right to change products or specifications without notice.
©2011 Aptina Imaging Corporation. All rights reserved.

7페이지



구       성총 49 페이지
다운로드[ AR0130.PDF 데이터시트 ]
구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

전력 반도체 판매 ( IGBT, TR 모듈, SCR, 다이오드 모듈 )

휴대전화 : 010-3582-2743


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877, [ 홈페이지 ]



링크공유

링크 :

관련 데이터시트

부품번호상세설명 및 기능제조사
AR0130

1/3-Inch CMOS Digital Image Sensor

Aptina Imaging Corporation
Aptina Imaging Corporation
AR0130

1/3-Inch CMOS Digital Image Sensor

ON Semiconductor
ON Semiconductor

DataSheet.kr    |   2019   |  연락처   |  링크모음   |   검색  |   사이트맵