|
|
PDF H27S4G6F2D Data sheet ( Hoja de datos )
| Número de pieza | H27S4G6F2D | |
| Descripción | 4 Gbit (512M x 8 bit) NAND Flash | |
| Fabricantes | Hynix | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de H27S4G6F2D (archivo pdf) en la parte inferior de esta página. Total 62 Páginas | ||
|
No Preview Available !
APCPCWM_4828539:WP_0000001WP_0000001
1
H27(U_S)4G8_6F2D
4 Gbit (512M x 8 bit) NAND Flash
4Gb NAND FLASH
H27U4G8_6F2D
H27S4G8_6F2D
Rev 1.4 / OCT. 2010
*ba53f20d-240c*
1
B34416/177.179.157.84/2010-10-08 10:08
1 page  
APCPCWM_4828539:WP_0000001WP_0000001
1
H27(U_S)4G8_6F2D
4 Gbit (512M x 8 bit) NAND Flash
1 Summary Description
H27(U_S)4G8_6F2D series is a 512Mx8bit with spare 16Mx8 bit capacity.
The device is offered in 3.0/1.8 Vcc Power Supply, and with x8 and x16 I/O interface
Its NAND cell provides the most cost-effective solution for the solid state mass storage market.
The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old
data is erased.
The device contains 4096 blocks, composed by 64 pages.
Memory array is split into 2 planes, each of them consisting of 2048 blocks.
Like all other 2KB - page NAND Flash devices, a program operation allows to write the 2112-byte page in typical
200us(3.3V) and an erase operation can be performed in typical 3.5ms on a 128K-byte block.
In addition to this, thanks to multi-plane architecture, it is possible to program 2 pages at a time (one per each plane)
or to erase 2 blocks at a time (again, one per each plane). As a consequence, multi-plane architecture allows program
time to be reduced by 40% and erase time to be reduction by 50%. In case of multi-plane operation, there is small deg-
radation at 1.8V application in terms of program/erase time.
The multiplane operations are supported both with traditional and ONFI 1.0 protocols.
Data in the page can be read out at 25ns (3V version) and 45nsec (1.8V version) cycle time per byte. The I/O pins
serve as the ports for address and data input/output as well as command input. This interface allows a reduced pin
count and easy migration towards different densities, without any rearrangement of footprint.
Commands, Data and Addresses are synchronously introduced using CE#, WE#, ALE and CLE input pin.
The on-chip Program/Erase Controller automates all read, program and erase functions including pulse repetition,
where required, and internal verification and margining of data.
A WP# pin is available to provide hardware protection against program and erase operations.
The output pin RB# (open drain buffer) signals the status of the device during each operation. In a system with multi-
ple memories the RB# pins can be connected all together to provide a global status signal.
Each block can be programmed and erased up to 100,000 cycles with ECC (error correction code) on. To extend the life-
time of Nand Flash devices, the implementation of an ECC is mandatory.
The chip supports CE# don't care function. This function allows the direct download of the code from the NAND Flash
memory device by a microcontroller, since the CE# transitions do not stop the read operation.
In addition, device supports ONFI 1.0 specification.
The copy back function allows the optimization of defective blocks management: when a page program operation fails
the data can be directly programmed in another page inside the same array section without the time consuming serial
data insertion phase. Copy back operation automatically executes embedded error detection operation: 1 bit error out
of every 528-byte (x8) or 1 bit error out of every 264-word (x16) can be detected. With this feature it is no longer nec-
essary to use an external to detect copy back operation errors.
Multiplane copy back is also supported, both with traditional and ONFI 1.0 protocols. Data read out after copy back read
(both for single and multiplane cases) is allowed.
In addition, Cache program and multi cache program operations improve the programing throughput by programing
data using the cache register.
The devices provide two innovative features: page re-program and multiplane page re-program. The page re-program
allows to re-program one page. Normally, this operation is performed after a previously failed page program operation.
Similarly, the multiplane page re-program allows to re-program two pages in parallel, one per each plane. The first page
must be in the first plane while the second page must be in the second plane; the multiplane page re-program opera-
tion is performed after a previously failed multiplane page program operation. The page re-program and multiplane
Rev 1.4 / OCT. 2010
5
*ba53f20d-240c*
B34416/177.179.157.84/2010-10-08 10:08
5 Page 
APCPCWM_4828539:WP_0000001WP_0000001
1
H27(U_S)4G8_6F2D
4 Gbit (512M x 8 bit) NAND Flash
1.5 Command Set
Command(1)
READ
READ FOR COPY-BACK
SPECIAL READ FOR COPY BACK
READ ID
READ ID2
RESET
PAGE PGM (start) / CACHE PGM (end)
CACHE PGM (Start) / (continue)
PAGE REPROGRAM / Nth PAGE CACHE REPROGRAM (end)
Nth PAGE CACHE REPROGRAM (continue)
N-1th PAGE CACHE REPROGRAM (continue)
COPY BACK PGM (start)
(Traditional) MULTI PLANE PROGRAM(3)
ONFI MULTIPLANE PROGRAM
MULTIPLANE PAGE RE-PROGRAM
(Traditional) MULTIPLANE CACHE PGM (start/cont)
ONFI MULTIPLANE CACHE PGM (start/cont)
(Traditional) MULTIPLANE CACHE PGM (end)(3)
ONFI MULTIPLANE CACHE PGM (end)
Nth PAGES MULTIPLANE CACHE RE-PROGRAM (cont)
Nth PAGES MULTIPLANE CACHE RE-PROGRAM (end)
N-1th PAGES MULTIPLANE CACHE RE-PROGRAM (cont)
(Traditional) MULTI PLANE COPY BACK PROGRAM(3)
ONFI MULTIPLANE COPYBACK PGM
BLOCK ERASE
(Traditional) MULTI PLANE BLOCK ERASE(3)
ONFI MULTIPLANE BLOCK ERASE
READ STATUS REGISTER
READ STATUS ENHANCED
RANDOM DATA INPUT
RANDOM DATA OUTPUT
CACHE READ(SEQUENTIAL)
CACHE READ ENHANCED (RANDOM)
CACHE READ END
READ PARAMETER PAGE
EDC STATUS READ
EXTENDED READ STATUS
1st CYCLE
00h
00h
00h
90h
30h-65h-00h
FFh
80h
80h
8Bh
8Bh
8Ah
85h
80h
80h
8Bh
80h
80h
80h
80h
8Bh
8Bh
8Ah
85h
85h
60h
60h
60h
70h
78h
85h
05h
31h
00h
3Fh
Ech
7Bh
F2h/F3h/F4h/F5h
2nd CYCLE
30h
35h
36h
30h
10h
15h
10h
15h
15h
10h
11h
11h
11h
11h
11h
11h
11h
11h
11h
11h
11h
11h
D0h
60h
D1h
E0h
31h
3rd CYCLE
81h
80h
8Bh
81h
80h
81h
80h
8Bh
8Bh
8Ah
81h
85h
D0h
60h
4th CYCLE
10h
10h
10h
15h
15h
10h
10h
15h
10h
15h
10h
10h
D0h
Acceptable
command
during busy
Yes(2)
Yes
Yes
Yes
Table 6: Public Command Set
Rev 1.4 / OCT. 2010
11
*ba53f20d-240c*
B34416/177.179.157.84/2010-10-08 10:08
11 Page | ||
| Páginas | Total 62 Páginas | |
| PDF Descargar | [ Datasheet H27S4G6F2D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| H27S4G6F2D | 4 Gbit (512M x 8 bit) NAND Flash | Hynix |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |