|
|
PDF GM71C18163C-6 Data sheet ( Hoja de datos )
| Número de pieza | GM71C18163C-6 | |
| Descripción | 1/048/576 WORDS x 16 BIT CMOS DYNAMIC RAM | |
| Fabricantes | Hynix Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GM71C18163C-6 (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
GM71C18163C
GM71CS18163CL
1,048,576 WORDS x 16 BIT
CMOS DYNAMIC RAM
Description
The GM71C(S)18163C/CL is the new
generation dynamic RAM organized 1,048,576
x 16 bit. GM71C(S)18163C/CL has realized
higher density, higher performance and various
functions by utilizing advanced CMOS process
technology. The GM71C(S)18163C/CL offers
Extended Data out(EDO) Mode as a high speed
access mode. Multiplexed address inputs permit
the GM71C(S)18163C/CL to be packaged in
standard 400 mil 42pin plastic SOJ, and standard
400mil 44(50)pin plastic TSOP II. The package
size provides high system bit densities and is
compatible with widely available automated
testing and insertion equipment.
Pin Configuration
Features
* 1,048,576 Words x 16 Bit Organization
* Extended Data Out Mode Capability
* Single Power Supply (5V+/-10%)
* Fast Access Time & Cycle Time
(Unit: ns)
t t t tRAC CAC RC HPC
GM71C(S)18163C/CL-5
GM71C(S)18163C/CL-6
GM71C(S)18163C/CL-7
50 13 84
60 15 104
70 18 124
20
25
30
* Low Power
Active : 1045/935/825mW (MAX)
Standby : 11mW (CMOS level : MAX)
0.83mW (L-version : MAX)
* RAS Only Refresh, CAS before RAS Refresh,
Hidden Refresh Capability
* All inputs and outputs TTL Compatible
* 1024 Refresh Cycles/16ms
* 1024 Refresh Cycles/128ms (L-version)
* Self Refresh Operation (L-version)
* Battery Back Up Operation (L-version)
* 2 CAS byte Control
42 SOJ
VCC 1
I/O0 2
I/O1 3
I/O2 4
I/O3 5
VCC 6
I/O4 7
I/O5 8
I/O6 9
I/O7 10
NC 11
NC 12
WE 13
RAS 14
NC 15
NC 16
A0 17
A1 18
A2 19
A3 20
VCC 21
44(50) TSOP II
42 VSS
41 I/O15
40 I/O14
39 I/O13
38 I/O12
37 VSS
36 I/O11
35 I/O10
34 I/O9
33 I/O8
32 NC
31 LCAS
30 UCAS
29 OE
28 A9
27 A8
26 A7
25 A6
24 A5
23 A4
22 VSS
(Top View)
VCC 1
I/O0 2
I/O1 3
I/O2 4
I/O3 5
VCC 6
I/O4 7
I/O5 8
I/O6 9
I/O7 10
NC 11
NC 15
NC 16
WE 17
RAS 18
A11 19
A10 20
A0 21
A1 22
A2 23
A3 24
VCC 25
50 VSS
49 I/O15
48 I/O14
47 I/O13
46 I/O12
45 VSS
44 I/O11
43 I/O10
42 I/O9
41 I/O8
40 NC
36 NC
35 LCAS
34 UCAS
33 OE
32 A9
31 A8
30 A7
29 A6
28 A5
27 A4
26 VSS
Rev 0.1 / Apr’01
1 page  
GM71C18163C
GM71CS18163CL
Capacitance (VCC = 5V+/-10%, TA = 25C)
Symbol
Parameter
Min Max Unit
CI1 Input Capacitance (Address)
- 5 pF
CI2 Input Capacitance (Clocks)
- 7 pF
CI/O Output Capacitance (Data-In/Out)
- 7 pF
Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. LCAS and UCAS = VIH to disable DOUT.
Note
1
1
1, 2
AC Characteristics (VCC = 5V+/-10%, TA = 0 ~ +70C, Note 1, 2, 18, 19, 20)
Test Conditions
Input rise and fall times : 2 ns
Output timing reference levels : 0.8V, 2.0V
Input levels : VIL = 0V, VIH = 3V
Input timing reference levels : 0.8V, 2.4V
Output load : 1TTL gate + CL (100 pF)
(Including scope and jig)
Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)
Symbol
Parameter
GM71C(S)18163 GM71C(S)18163 GM71C(S)18163
C/CL-5
C/CL-6
C/CL-7
Min Max Min Max Min Max
Unit
Note
tRC Random Read or Write Cycle Time
84 - 104 - 124 -
ns
tRP RAS Precharge Time
30 - 40 - 50 -
ns
tCP CAS Precharge Time
7 - 10 - 13 -
ns
tRAS RAS Pulse Width
tCAS CAS Pulse Width
tASR Row Address Set up Time
tRAH Row Address Hold Time
tASC Column Address Set-up Time
tCAH Column Address Hold Time
tRCD RAS to CAS Delay Time
tRAD RAS to Column Address Delay Time
tRSH RAS Hold Time
tCSH CAS Hold Time
tCRP CAS to RAS Precharge Time
tODD OE to DIN Delay Time
tDZO OE Delay Time from DIN
tDZC CAS Delay Time from DIN
tT Transition Time (Rise and Fall)
50 10,000 60 10,000 70 10,000
7 10,000 10 10,000 13 10,000
0-
0-
0-
7 - 10 - 10 -
0-
0-
0-
7-
11 37
9 25
10 -
14 45
12 30
13 -
14 52
12 35
10 - 13 - 13 -
35 -
5-
40 -
5-
45 -
5-
13 -
0-
0-
2 50
15 -
0-
0-
2 50
18 -
0-
0-
2 50
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
21
21
3
4
23
22
5
6
6
7
Rev 0.1 / Apr’01
5 Page 
Package Dimension
42 SOJ
GM71C18163C
GM71CS18163CL
Unit: Inches (mm)
0.025(0.64)
MIN
1.058(26.89) MAX
1.072(27.23) MAX
0.050(1.27)
TYP
0.015(0.38) MIN
0.020(0.50) MAX
0.026(0.66) MIN
0.032(0.81) MAX
0.128(3.25) MIN
0.148(3.75) MAX
0.093(2.38)
MIN
44(50) TSOP-II
0 ~ 5¡ £
0.016(0.40) MIN
0.024(0.60) MAX
0.820(20.82) MIN
0.830(21.08) MAX
0.012(0.30) MIN
0.017(0.45) MAX
0.031(0.80)
TYP
0.037(0.95) MIN
0.041(1.05) MAX
0.047(1.20)
MAX
0.002(0.05) MIN
0.006(0.15) MAX
0.004(0.12) MIN
0.008(0.21) MAX
Rev 0.1 / Apr’01
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet GM71C18163C-6.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GM71C18163C-5 | 1/048/576 WORDS x 16 BIT CMOS DYNAMIC RAM | Hynix Semiconductor |
| GM71C18163C-6 | 1/048/576 WORDS x 16 BIT CMOS DYNAMIC RAM | Hynix Semiconductor |
| GM71C18163C-7 | 1/048/576 WORDS x 16 BIT CMOS DYNAMIC RAM | Hynix Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |