Datasheet.kr   

T24C02A PDF 데이터시트 ( Data , Function )

부품번호 T24C02A 기능
기능 EEPROM
제조업체 First-Rank Technology
로고 First-Rank Technology 로고 



전체 15 페이지

		

No Preview Available !

T24C02A 데이터시트, 핀배열, 회로
Shenzhen First-Rank Technology Co., Ltd
SPECIFICATION
T24C02A/T24C04A/T24C08A/T24C16A
Version 1.1
reserves the right tochangethis documentation without prior notice.
GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG
GG
G
G G GGGGGGGGGGGGGGGGGGGGG
GG
www.ic-GjiGaG GzG GhGi.cGomG G G TG el:G400G 66G0 8G3G G8G2G G G G G G G G G G G G G G G G G G G G G G G G G




T24C02A pdf, 반도체, 판매, 대치품



Pin Descriptions
DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs
that are hard wired for the T24C02A. Eight 2K devices may be addressed on a single bus system
(device addressing is discussed in detail under the Device Addressing section).
The T24C04A uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may
be addressed on a single bus system. The A0 pin is a no connect and can be connected to ground.
The T24C08A only uses the A2 input for hardwire addressing and a total of two 8K devices may be
addressed on a single bus system. The A0 and A1 pins are no connects and can be connected to
ground.
The T24C16A does not use the device address pins, which limits the number of devices on a single
bus to one. The A0, A1 and A2 pins are no connects and can be connected to ground.
SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain
driven and may be wire-ORed with any number of other open-drain or open- collector devices.
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM
device and negative edge clock data out of each device.
WRITE PROTECT (WP): The T24C02A/T24C04A/T24C08A/T24C16A has a Write Protect pin
that provides hardware data protection. The Write Protect pin allows normal read/write operations
when connected to ground (GND). When the Write Protect pin is connected to VCC, the write
protection feature is enabled and operates as shown in the following Table 2.
Table 2: Write Protect
WP Pin Status
At VCC
At GND
T24C02A
Full (2K) Array
Part of the Array Protected
T24C04A
T24C08A
Full (4K) Array Full (8K) Array
Normal Read/Write Operations
T24C16A
Full (16K) Array
Memory Organization
T24C02A, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each, the 2K
requires an 8-bit data word address for random word addressing.
T24C04A, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K
requires a 9-bit data word address for random word addressing.
T24C08A, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K
requires a 10-bit data word address for random word addressing.
T24C16A, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K
requires an 11-bit data word address for random word addressing.
Device Operation
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device.
Data on the SDA pin may change only during SCL low time periods (see to Figure 1 on page 5). Data
changes during SCL high periods will indicate a start or stop condition as defined below.
START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which
GG
G
GG
G
www.ic-GjiGaG GzGhG Gi.coG mG G G TG el:G400G 66G0 8G3G8G G2G G G G G G G G G G G G G G G G G G G G G G G G
G
GG

4페이지










T24C02A 전자부품, 판매, 대치품
7HO
:HEVLWH ZZZIVUDQNFRP
)D[ 
nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond
until the write is complete (see Figure 5 on page 7).
PAGE WRITE: The 2K EEPROM is capable of an 8-byte page write, and the 4K, 8K and 16K
devices are capable of 16-byte page writes.
A page write is initiated the same as a byte write, but the microcontroller does not send a stop
condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of
the first data word, the microcontroller can transmit up to seven (2K) or fifteen (4K, 8K, 16K) more
data words. The EEPROM will respond with a "0" after each data word received. The microcontroller
must terminate the page write sequence with a stop condition (see Figure 6 on page 8).
The data word address lower three (2K) or four (4K, 8K, 16K) bits are internally incremented
following the receipt of each data word. The higher data word address bits are not incremented,
retaining the memory page row location. When the word address, internally generated, reaches the
page boundary, the following byte is placed at the beginning of the same page. If more than eight (2K)
or sixteen (4K, 8K, 16K) data words are transmitted to the EEPROM, the data word address will "roll
over" and previous data will be overwritten.
ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM
inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition
followed by the device address word. The read/write bit is representative of the operation desired.
Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read
or write sequence to continue.
Read Operations
Read operations are initiated the same way as write operations with the exception that the read/write
select bit in the device address word is set to "1". There are three read operations: current address read,
random address read and sequential read.
CURRENT ADDRESS READ: The internal data word address counter maintains the last address
accessed during the last read or write operation, incremented by one. This address stays valid between
operations as long as the chip power is maintained. The address "roll over" during read is from the last
byte of the last memory page to the first byte of the first page. The address "roll over" during write is
from the last byte of the current page to the first byte of the same page.
Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the
EEPROM, the current address data word is serially clocked out. The microcontroller does not respond
with an input "0" but does generate a following stop condition (see Figure 7 on page 8).
RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word
address. Once the device address word and data word address are clocked in and acknowledged by the
EEPROM, the microcontroller must generate another start condition. The microcontroller now
initiates a current address read by sending a device address with the read/write select bit high. The
EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller
does not respond with a "0" but does generate a following stop condition (see Figure 8 on page 9).
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random
address read. After the microcontroller receives a data word, it responds with an acknowledge. As
long as the EEPROM receives an acknowledge, it will continue to increment the data word address
and serially clock out sequential data words. When the memory address limit is reached, the data word
address will "roll over" and the sequential read will continue. The sequential read operation is
terminated when the microcontroller does not respond with a "0" but does generate a following stop
zŒ•¡Œ• m™š›Tyˆ•’ {ŒŠ•–“–Ž  j–US s›‹
}Œ™š–•aGXUX
kˆ›ŒaGWYS qœ“U YWW^
wˆŽŒa ^G– X\

7페이지


구       성총 15 페이지
다운로드[ T24C02A.PDF 데이터시트 ]
구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

전력 반도체 판매 ( IGBT, TR 모듈, SCR, 다이오드 모듈 )

상호 : 아이지 인터내셔날

사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ]



링크공유

링크 :

관련 데이터시트

부품번호상세설명 및 기능제조사
T24C02A

EEPROM

First-Rank Technology
First-Rank Technology

DataSheet.kr    |   2020   |  연락처   |  링크모음   |   검색  |   사이트맵