|
|
PDF BU97540KV-M Data sheet ( Hoja de datos )
| Número de pieza | BU97540KV-M | |
| Descripción | Multi-function Segment Drivers | |
| Fabricantes | ROHM Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de BU97540KV-M (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Datasheet
LCD Segment Drivers
Multi-function Segment Drivers
BU97540KV-M
MAX335 Segment(67segx5COM)
General Description
Key Specifications
The BU97540KV-M is 1/5, 1/4, 1/3, or 1/1 duty
general-purpose LCD driver that can be used for
frequency display in electronic tuners under the control of
a microcontroller. The BU97540KV-M can drive up to 335
LCD Segments directly. The BU97540KV-M can also
control up to 9 general-purpose output ports.
Supply Voltage Range:
+
+2.7V to +6.0V
Operating Temperature Range:
-40°C to +85°C
Max Segments:
335 Segments
Display Duty:
1/1,1/3,1/4,1/5 Selectable
Bias:
1/1,1/2,1/3,1/4 Selectable
These products also incorporate a key scan circuit that
Interface:
3Wire Serial Interface
accepts input from up to 30 keys to reduce printed circuit
board wiring
Packages
Features
AEC-Q100 Qualified (Note1)
VQFP80
W(Typ) × D(Typ) × H(Max)
Key input function for up to 30 keys (A key scan is
performed only when a key is pressed.)
Supports 1 chip(Master) mode
and 2 chip(Master + Slave) mode
Either 1/5, 1/4, 1/3 or 1/1 duty (static) can be selected
with the serial control data.
1 chip mode(only Master):
1/5 duty drive: Up to 335 segments can be driven
1/4 duty drive: Up to 272 segments can be driven
1/3 duty drive: Up to 204 segments can be driven
1/1 duty drive: Up to 68 segments can be driven
2 chip mode(Master + Slave):
VQFP80
14.00mm x 14.00mm x 1.60mm
1/5 duty drive: Up to 680 segments can be driven
1/4 duty drive: Up to 548 segments can be driven
1/3 duty drive: Up to 411 segments can be driven
1/1 duty drive: Up to 137 segments can be driven
Serial data control of frame frequency for common and
segment output waveforms.
Serial data control of switching between the segment
output port , PWM output port and general-purpose
output port functions.(Max 9 ports)
Built-in OSC circuit
Integrated Power-on Reset circuit
No external component
Low power consumption design
Supports Line and Frame Inversion
(Note1) Grade 3
Applications
Car audio, Home electrical appliance,
Meter equipment etc.
○Product structure：Silicon monolithic integrated circuit
.www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111・14・001
○This product has no designed protection against radioactive rays
1/66
TSZ02201-0P4P0D300970-1-2
02.Jun.2015 Rev.001
1 page  
BU97540KV-M
Electrical Characteristics – continued
Parameter
Symbol
Pin
Current Consumption
IDD1 VDD
IDD2 VDD
IDD3 VDD
IDD4 VDD
IDD5 VDD
Conditions
Power-saving mode
1chip mode
VDD = 5.0V
Output open, 1/2 bias
Frame frequency=80Hz
VLCD=1.00*VDD
1chip mode
VDD = 5.0V
Output open,1/3 bias
Frame frequency=80Hz
VLCD=1.00*VDD
2chip mode : Master
VDD = 5.0V
Output open,1/3 bias
Frame frequency=80Hz
VLCD=1.00*VDD
2chip mode : Slave
VDD = 5.0V
Output open,1/3 bias
Frame frequency=80Hz
VLCD=1.00*VDD
Min
-
-
-
-
-
Oscillation Characteristics (Ta = -40 to +85°C, VDD = 2.7V to 6.0V, VSS = 0.0V)
Parameter
Symbol
Pin
Conditions
Oscillator Frequency 1 fosc1
- VDD = 2.7V to 6.0V
Oscillator Frequency 2 fosc2
- VDD = 5.0V
Oscillator Frequency 3 fosc3
- VDD = 6.0V
External Clock
Frequency(Note4)
fosc4
OSC_IN/S73
External clock mode
(OC=1)
External Clock Duty
tdty
OSC_IN/S73
External clock mode
(OC=1)
(Note4) Frame frequency is decided external frequency and dividing ratio of FC0 to FC3 setting.
Min
300
540
562
30
30
【Reference Data】
700
650
600
550
500
VDD = 6.0V
VDD = 5.0V
VDD = 3.3V
VDD = 2.7V
450
400
350
300
-40
-20
0 20 40
Temperature[°C]
60
Figure 4. Typical Temperature Characteristics
80
Limit
Typ
-
105
130
195
105
Limit
Typ
-
600
625
-
50
Max Unit
15 µA
220 µA
270 µA
370 µA
220 µA
Max
720
660
688
1000
70
Unit
kHz
kHz
kHz
kHz
%
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
5/66
TSZ02201-0P4P0D300970-1-2
02.Jun.2015 Rev.001
5 Page 
BU97540KV-M
2. 1/4 Duty
(1) When SCL is stopped at the low level
(a) Master
SCE
SCL
SDI 1 1 1 0 0 0 1 0 D1 D2 D3 D4 --- D94 D95 D96 0 0 0 0 0 0 0 0 0 0 --- 0 DR SS DT0 DT1 KM0 KM1 KM2 P0 P1 P2 P3 FL FC0 FC1 FC2 FC3 OC SC BU0 BU1 BU2 0 0 0
Device Address
8 bits
Display Data
96 bits
Control Data
54 bits
DD
2 bits
SCE
SCL
SDI 1 1 1 0 0 0 1 0 D97 D98 D99 D100 --- D190 D191 D192 0 0 0 0 0 0 0 0 0 0 --- 0 0 SSC 0 PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 PF4 CT0 CT1 CT2 CT3 0 0 1
Device Address
8 bits
Display Data
96 bits
Control Data
54 bits
DD
2 bits
SCE
SCL
SDI 1 1 1 0 0 0 1 0 D193 D194 --- D271 D272 0 --- 0 0 0 0 0 0 0 0 0 0 0 --- 0 0 WN10 WN11 --- WN17 WN18 WN20 WN21 --- WN27 WN28 WN30 WN31 --- WN37 WN38 WN40 WN41 --- WN47 WN48 0 1 0
Device Address
8 bits
Display Data
80 bits
Control Data
70 bits
DD
2 bits
SCE
SCL
SDI 1 1 1 0 0 0 1 0 0 0 0 0 --- 0 0 0 0 0 0 0 0 0 0 0 WN50 WN51 --- WN57 WN58 WN60 WN61 --- WN67 WN68 WN70 WN71 --- WN77 WN78 WN80 WN81 --- WN87 WN88 WN90 WN91 --- WN97 WN98 0 1 1
Device Address
8 bits
Control Data
150 bits
DD
(N2obtitse8)
(b) Slave
SCE
SCL
SDI 0 0 0 1 0 0 1 0 D1 D2 D3 D4 --- D94 D95 D96 0 0 0 0 0 0 0 0 0 0 --- 0 DR SS DT0 DT1 KM0 KM1 KM2 P0 P1 P2 P3 FL FC0 FC1 FC2 FC3 OC SC BU0 BU1 BU2 0 0 0
Device Address
8 bits
Display Data
96 bits
Control Data
54 bits
DD
2 bits
SCE
SCL
SDI 0 0 0 1 0 0 1 0 D97 D98 D99 D100 --- D190 D191 D192 0 0 0 0 0 0 0 0 0 0 --- 0 0 SSC 0 PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 PF4 CT0 CT1 CT2 CT3 0 0 1
Device Address
8 bits
Display Data
96 bits
Control Data
54 bits
DD
2 bits
SCE
SCL
SDI 0 0 0 1 0 0 1 0 D193 D194 --- D283 D284 0 --- 0 0 0 0 0 0 0 0 0 0 0 --- 0 0 WN10 WN11 --- WN17 WN18 WN20 WN21 --- WN27 WN28 WN30 WN31 --- WN37 WN38 WN40 WN41 --- WN47 WN48 0 1 0
Device Address
8 bits
Display Data
92 bits
Control Data
58 bits
DD
2 bits
SCE
SCL
SDI 0 0 0 1 0 0 1 0 0 0 0 0 --- 0 0 0 0 0 0 0 0 0 0 0 WN50 WN51 --- WN57 WN58 WN60 WN61 --- WN67 WN68 WN70 WN71 --- WN77 WN78 WN80 WN81 --- WN87 WN88 WN90 WN91 --- WN97 WN98 0 1 1
Device Address
8 bits
Control Data
150 bits
DD
(N2obtitse8)
(Note8) DD is direction data.
Figure 9. 3-SPI Data Transfer Format
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
11/66
TSZ02201-0P4P0D300970-1-2
02.Jun.2015 Rev.001
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet BU97540KV-M.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| BU97540KV-M | Multi-function Segment Drivers | ROHM Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |