Datasheet.kr   

AT89LP3240 PDF 데이터시트 : 부품 기능 및 핀배열

부품번호 AT89LP3240
기능 8-bit Microcontroller
제조업체 ATMEL
로고 ATMEL 로고 


전체 30 페이지

		

No Preview Available !

AT89LP3240 데이터시트, 핀배열, 회로
Features
8-bit Microcontroller Compatible with MCS®51 Products
Enhanced 8051 Architecture
– Single-clock Cycle per Byte Fetch
– Up to 20 MIPS Throughput at 20 MHz Clock Frequency
– Fully Static Operation: 0 Hz to 20 MHz
– On-chip 2-cycle Hardware Multiplier
– 16x16 Multiply–Accumulate Unit
– 256x8 Internal RAM
– 4096x8 Internal Extra RAM
– Up to 4KB Extended Stack in Extra RAM
– Dual Data Pointers
– 4-level Interrupt Priority
Nonvolatile Program and Data Memory
– 32K/64K Bytes of In-System Programmable (ISP) Flash Program Memory
– 8K Bytes of Flash Data Memory
– Endurance: Minimum 100,000 Write/Erase Cycles
– Serial Interface for Program Downloading
– 64-byte Fast Page Programming Mode
– 256-Byte User Signature Array
– 2-level Program Memory Lock for Software Security
– In-Application Programming of Program Memory
Peripheral Features
– Three 16-bit Enhanced Timer/Counters
– Two 8-bit PWM Outputs
– 4-Channel 16-bit Compare/Capture/PWM Array
– Enhanced UART with Automatic Address Recognition and Framing
Error Detection
– Enhanced Master/Slave SPI with Double-buffered Send/Receive
– Master/Slave Two-Wire Serial Interface
– Programmable Watchdog Timer with Software Reset
– Dual Analog Comparators with Selectable Interrupts and Debouncing
– 8-channel 10-bit ADC/DAC
– 8 General-purpose Interrupt Pins
Special Microcontroller Features
– Two-wire On-chip Debug Interface
– Brown-out Detection and Power-on Reset with Power-off Flag
– Active-low External Reset Pin
– Internal RC Oscillator
– Low Power Idle and Power-down Modes
– Interrupt Recovery from Power-down Mode
I/O and Packages
– Up to 38 Programmable I/O Lines
– 40-lead PDIP or 44-lead TQFP/PLCC or 44-pad VQFN/MLF
– Configurable I/O Modes
• Quasi-bidirectional (80C51 Style)
• Input-Only (Tristate)
• Push-pull CMOS Output
• Open-drain
Operating Conditions
– 2.4V to 3.6V VDD Voltage Range
– -40° C to 85°C Temperature Range
– 0 to 20 MHz @ 2.4–3.6V
8-bit
Microcontroller
with 32K/64K
Bytes In-System
Programmable
Flash
AT89LP3240
AT89LP6440
3706C–MICRO–2/11




AT89LP3240 pdf, 반도체, 판매, 대치품
1.5 Pin Description
Table 1-1. AT89LP3240/6440 Pin Description
Pin Number
TQFP PLCC PDIP VQFN Symbol Type
I/O
1
7
6
1
P1.5
I/O
I
I/O
2
8
7
2
P1.6
I/O
I
I/O
3
9
8
3
P1.7
I/O
I
4 10 9
I/O
4 P4.2 I
I
5
11 10
5
P3.0
I/O
I
6 12
6 VDD I
I/O
7 13 11 7 P3.1
O
8
14 12
8
P3.2
I/O
I
9
15 13
9
P3.3
I/O
I
I/O
10 16 14 10 P3.4
I/O
I/O
11 17 15 11 P3.5
I/O
I/O
12 18 16 12 P3.6
O
I/O
13 19 17 13 P3.7
O
I/O
O
14 20 18 14 P4.1
O
I/O
I/O
I
15 21 19 15 P4.0
I/O
16 22 N/A 16 GND
I
Description
P1.5: User-configurable I/O Port 1 bit 5.
MOSI: SPI master-out/slave-in. When configured as master, this pin is an output.
When configured as slave, this pin is an input.
GPI5: General-purpose Interrupt input 5.
P1.6: User-configurable I/O Port 1 bit 6.
MISO: SPI master-in/slave-out. When configured as master, this pin is an input. When
configured as slave, this pin is an output.
GPI6: General-purpose Interrupt input 6.
P1.7: User-configurable I/O Port 1 bit 7.
SCK: SPI Clock. When configured as master, this pin is an output. When configured
as slave, this pin is an input.
GPI7: General-purpose Interrupt input 7.
P4.2: User-configurable I/O Port 4 bit 2 (if Reset Fuse is disabled).
RST: External Active-Low Reset input (if Reset Fuse is enabled. See “External
Reset” on page 35.).
DCL: Serial Clock input for On-Chip Debug Interface when OCD is enabled.
P3.0: User-configurable I/O Port 3 bit 0.
RXD: Serial Port Receiver Input.
Supply Voltage
P3.1: User-configurable I/O Port 3 bit 1.
TXD: Serial Port Transmitter Output.
P3.2: User-configurable I/O Port 3 bit 2.
INT0: External Interrupt 0 Input or Timer 0 Gate Input.
P3.3: User-configurable I/O Port 3 bit 3.
INT1: External Interrupt 1 Input or Timer 1 Gate Input
P3.4: User-configurable I/O Port 3 bit 4.
T1: Timer/Counter 0 External input or PWM output.
P3.5: User-configurable I/O Port 3 bit 5.
T1: Timer/Counter 1 External input or PWM output.
P3.6: User-configurable I/O Port 3 bit 6.
WR: External memory interface Write Strobe (active-low).
P3.7: User-configurable I/O Port 3 bit 7.
RD: External memory interface Read Strobe (active-low).
P4.1: User-configurable I/O Port 4 bit 1.
XTAL2: Output from inverting oscillator amplifier. It may be used as a port pin if the
internal RC oscillator is selected as the clock source.
CLKOUT: When the internal RC oscillator is selected as the clock source, may be
used to output the internal clock divided by 2.
DDA: Serial Data input/output for On-Chip Debug Interface when OCD is enabled and
the external clock is selected as the clock source.
P4.0: User-configurable I/O Port 4 bit 0.
XTAL1: Input to the inverting oscillator amplifier and internal clock generation circuits.
It may be used as a port pin if the internal RC oscillator is selected as the clock
source.
DDA: Serial Data input/output for On-Chip Debug Interface when OCD is enabled and
the internal RC oscillator is selected as the clock source.
Ground
4 AT89LP3240/6440
3706C–MICRO–2/11

4페이지










AT89LP3240 전자부품, 판매, 대치품
AT89LP3240/6440
Timer 0 and Timer 1 in the AT89LP3240/6440 are enhanced with two new modes. Mode 0 can
be configured as a variable 9- to 16-bit timer/counter and Mode 1 can be configured as a 16-bit
auto-reload timer/counter. In addition, the timer/counters may each independently drive an 8-bit
precision pulse width modulation output.
Timer 2 on the AT89LP3240/6440 serves as a 16-bit time base for a 4-channel Compare/Cap-
ture Array with up to four multi-phasic, variable precision (up to 16-bit) PWM outputs.
The enhanced UART of the AT89LP3240/6440 includes Framing Error Detection and Automatic
Address Recognition. In addition, enhancements to Mode 0 allow hardware accelerated emula-
tion of half-duplex SPI or Two Wire interfaces.
The I/O ports of the AT89LP3240/6440 can be independently configured in one of four operating
modes. In quasi-bidirectional mode, the ports operate as in the classic 8051. In input-only mode,
the ports are tristated. Push-pull output mode provides full CMOS drivers and open-drain mode
provides just a pull-down. In addition, all 8 pins of Port 1 can be configured to generate an inter-
rupt using the general-purpose interrupt interface.
2.1 Block Diagram
Figure 2-1. AT89LP3240/6440 Block Diagram
32K/64K Bytes
Flash Code
8K Bytes
Flash Data
256 Bytes
RAM
4K Bytes
ERAM
XRAM
Interface
8051 Single Cycle CPU
Crystal or
Resonator
Port 0
Configurable I/O
Port 1
Configurable I/O
Port 2
Configurable I/O
Port 3
Configurable I/O
Port 4
Configurable I/O
Configurable
Oscillator
On-Chip
Debug
Watchdog
Timer
General-purpose
Interrupt
Dual Data
Pointers
Multiply
Accumulate
(16 x 16)
POR
BOD
Internal
RC Oscillator
UART
SPI
TWI
Timer 0
Timer 1
Timer 2
Compare/
Capture Array
Dual Analog
Comparators
8-channel 10-bit
ADC/DAC
8
3706C–MICRO–2/11
7

7페이지



구       성총 30 페이지
다운로드[ AT89LP3240.PDF 데이터시트 ]
구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

전력 반도체 판매 ( IGBT, TR 모듈, SCR, 다이오드 모듈 )

휴대전화 : 010-3582-2743


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877, [ 홈페이지 ]



링크공유

링크 :

관련 데이터시트

부품번호상세설명 및 기능제조사
AT89LP3240

8-bit Microcontroller

ATMEL
ATMEL

추천 데이터시트

부품번호상세설명 및 기능제조사
CQ1565RT

FSCQ1565RT, Green Mode Fairchild Power Switch. In general, a Quasi-Resonant Converter (QRC) shows lower EMI and higher power conversion efficiency compared to conventional hard-switched converter with a fixed switching frequency.

Fairchild
Fairchild
KF16N25D

MOSFET의 기능은 N Channel MOS Field effect transistor입니다. This planar stripe MOSFET has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics. It is mainly suitable for DC/DC Converters and switching mode power supplies.( Vdss=250V, Id=13A )

KEC
KEC

DataSheet.kr    |   2018   |  연락처   |  링크모음   |   검색  |   사이트맵