|
|
Número de pieza | 74ALVCH16240 | |
Descripción | Low-Voltage 16-Bit Buffer | |
Fabricantes | ON Semiconductor | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de 74ALVCH16240 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
No Preview Available ! 74ALVCH16240
Low−Voltage 16−Bit Buffer
with Bus Hold 1.8/2.5/3.3 V
(3−State, Inverting)
The 74ALVCH16240 is an advanced performance, inverting 16−bit
buffer. It is designed for very high−speed, very low−power operation
in 1.8 V, 2.5 V or 3.3 V systems.
The 74ALVCH16240 is nibble controlled with each nibble
functioning identically, but independently. The control pins may be
tied together to obtain full 16−bit operation. The 3−state outputs are
controlled by an Output Enable (OEn) input for each nibble. When
OEn is LOW, the outputs are on. When OEn is HIGH, the outputs are
in the high impedance state. The data inputs include active bus−hold
circuitry, eliminating the need for external pull−up resistors to hold
unused or floating inputs at a valid logic state.
• Designed for Low Voltage Operation: VCC = 1.65 to 3.6 V
• 3.6 V Tolerant Inputs and Outputs
• High−Speed Operation: 3.0 ns Max for 3.0 to 3.6 V
3.7 ns Max for 2.3 to 2.7 V
6.0 ns Max for 1.65 to 1.95 V
• Static Drive: ±24 mA Drive at 3.0 V
±12 mA Drive at 2.3 V
±4 mA Drive at 1.65 V
• Supports Live Insertion and Withdrawal
• Includes Active Bus−Hold to Hold Unused or Floating Inputs at a
Valid Logic State
• IOFF Specification Guarantees High Impedance When VCC = 0 V†
• Near Zero Static Supply Current in All Three Logic States (40 mA)
Substantially Reduces System Power Requirements
• Latchup Performance Exceeds ±250 mA @ 125°C
• ESD Performance: Human Body Model >2000V; Machine Model >200V
• Second Source to Industry Standard 74ALVCH16240
†To ensure the outputs activate in the 3−state condition, the output enable pins
should be connected to VCC through a pull−up resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
http://onsemi.com
MARKING DIAGRAM
48
48
1
TSSOP−48
DT SUFFIX
CASE 1201
74ALVCH16240DT
AWLYYWW
1
A = Assembly
Location
WL = Wafer Lot
YY = Year
WW = Work Week
ORDERING INFORMATION
Device
74ALVCH16240DTR
Package
TSSOP
Shipping
2500 / Reel
© Semiconductor Components Industries, LLC, 2006
June, 2006 − Rev. 3
1
Publication Order Number:
74ALVCH16240/D
1 page 74ALVCH16240
AC CHARACTERISTICS (Note 10; tR = tF = 2.0 ns; CL = 30 pF; RL = 500 W)
Limits
Symbol
Parameter
Waveform
VCC = 3.0 V to 3.6 V
Min Max
TA = *405C to )855C
VCC = 2.3 V to 2.7 V VCC = 1.65 V to 1.95 V
Min Max Min Max
Unit
tPLH Propagation Delay
tPHL Input to Output
1 1.0 3.0 1.0 3.7 1.0 6.0 ns
1.0 3.0 1.0 3.7 1.0 6.0
tPZH
tPZL
Output Enable Time to
High and Low Level
2 1.0 4.4 1.0 5.7 1.0 8.2 ns
1.0 4.4 1.0 5.7 1.0 8.2
tPHZ
tPLZ
Output Disable Time From
High and Low Level
2 1.0 4.1 1.0 5.2 1.0 7.8 ns
1.0 4.1 1.0 5.2 1.0 7.8
tOSHL
tOSLH
Output−to−Output Skew
(Note 11)
0.5 0.5 0.75 ns
0.5 0.5 0.75
10. For CL = 50 pF, add approximately 300 ps to the AC maximum specification.
11. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH−to−LOW (tOSHL) or LOW−to−HIGH (tOSLH); parameter
guaranteed by design.
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
CIN Input Capacitance
COUT Output Capacitance
CPD Power Dissipation Capacitance
12. VCC = 1.8, 2.5 or 3.3V; VI = 0V or VCC.
Condition
(Note 12)
(Note 12)
10MHz (Note 12)
Dn Vm
Vm
tPLH
On
Vm
tPHL
Vm
Waveform 1 − Propagation Delays
tR = tF = 2.0 ns, 10% to 90%; f = 1 MHz; tW = 500 ns
OEn
On
On
tPZH
tPZL
tPHZ
Vm
tPLZ
Vm
Vm
Waveform 2 − Output Enable and Disable Times
tR = tF = 2.0 ns, 10% to 90%; f = 1 MHz; tW = 500 ns
Figure 4. AC Waveforms
VIH
0V
VOH
VOL
VIH
0V
VOH
Vy
[0 V
[VCC
Vx
VOL
Typ Unit
6 pF
7 pF
20 pF
http://onsemi.com
5
5 Page |
Páginas | Total 10 Páginas | |
PDF Descargar | [ Datasheet 74ALVCH16240.PDF ] |
Número de pieza | Descripción | Fabricantes |
74ALVCH16240 | Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold | Fairchild Semiconductor |
74ALVCH16240 | Low-Voltage 16-Bit Buffer | ON Semiconductor |
74ALVCH16240T | Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold | Fairchild Semiconductor |
74ALVCH16244 | Low Voltage 16-Bit Buffer/Line Driver with Bushold | Fairchild Semiconductor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |